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Abstract— In this article, Taguchi method was used to 
optimize the control factor in obtaining the optimal value which 
is also known as response characteristics, where the threshold 
voltage (Vth) and leakage current (Ileak) for NMOS transistor 
with a gate length of 22 nm is taken into account. The NMOS 
transistor design includes a high permittivity material (high-k) 
as a dielectric layer and a metal gate which is Titanium Dioxide 
(TiO2) and Tungsten Silicide (WSiX) respectively. The control 
factor was optimized in designing the NMOS device using the 
Taguchi Orthogonal Array Method where the Signal-to-Noise 
Ratio (SNR) analysis uses the Nominal-the-Best (NTB) SNR for 
Vth, while for Ileak analysis, a Smaller-the-Better (STB) SNR was 
used. Four manufacturing control factors and two noise factor 
are used to optimize the response characteristics and find the 
best combination of design parameters. The results show that 
the Halo implantation tilting angle is the dominant factor where 
it has the greatest factor effect on the SNR of the Ileak with 
55.52%. It is also shown that the values of Vth have the least 
variance and the mean value can be set to 0.289 V ± 12.7% and 
Ileak is less than 100 nA/µm which is in line with the projections 
made by the International Technology Roadmap for 
Semiconductors (ITRS). 
     
Index Terms—22 Nm NMOS Tio2/Wsix; High-K/Metal Gate; 
Threshold Voltage; Leakage Current; Taguchi Method. 
 
I.  INTRODUCTION 
 
Advances in research and development in the complementary 
metal-oxide-semiconductor (CMOS) technology caused a 
huge increase in the semiconductor technology growth. Since 
silicon dioxide (SiO2) was used as an effective gate dielectric 
layer over the decades, the downscaling CMOS dimension 
into nanoscale regime causes the decreasing of gate length 
dimension and the thickness of the SiO2 gate layer also 
effected. This can cause many disadvantages in CMOS 
characteristics such as the gate leakage current increase 
leading to short channel effects (SCEs) phenomenon [1]. 
Therefore, a lot of researchers switch to the high permittivity 
(high-k) dielectric to replace SiO2 as a CMOS dielectric gate 
since it offers many advantages than SiO2 layer [1, 2]. The 
International Roadmap for Semiconductor Technology 
(ITRS) provides a list of informative device characteristics for 
researchers as a guide to reduce the MOSFET dimension. 
In our previous work, only control factors on the Vth of the 
22 nm gate length NMOS was successful studied as the Vth is 
one of the physical parameters that influence the functionality 
of the CMOS device [3]. In this paper, the research continued 
using Taguchi Method by studying the Vth and Ileak of the 
device. Since Vth and Ileak are one of the important physical 
parameters, there are several methods to obtain the good 
profile and characteristic of the device by changing the 
fabrication’s parameter of the device [4]. Vth is the minimum 
gate voltage required to create a channel between source and 
drain. When the CMOS device becomes smaller, it also makes 
the channel length between source and drain become short and 
it will lead current leaks through the source and drain channel 
even the transistor is in off position. To increase the Vth, the 
Ileak should also be kept as low as possible in order to maximize 
the device performance [5]. Each technique in order to reduce 
the Ileak can cause short channel effect, so the designer must 
scale the device very carefully in obtaining the optimized 
device. 
This paper will explain the optimization process on control 
factors of NMOS transistor using L9 Taguchi method which 
uses an orthogonal array to evaluate the entire control factor 
with only a small number of experiments [6]. This method 
consists of SNR in order to analyze the experimental data in 
identifying the optimal parametric combinations in a simple 
way [7]. In this experiment, the SNR that involved are SNR 
(NTB) and SNR (STB). SNR (NTB) is to find and optimize 
the control factors so that the final value could be the same or 
as close as the target value which is also identified as the 
nominal value. While SNR (STB) is analysis to achieve the 
value to be smaller or minimum as could. SNR (NTB) belongs 
to Vth where we want to optimize the control factor to be as 
close to the target value, while SNR (STB) belongs to Ileak 
where our target is to achieve minimum Ileak  [7, 8]. The 
research objective is to meet the ITRS prediction specification 
for 22 nm gate length NMOS transistor with the Vth value of 
0.289V ± 12.7% and the lowest Ileak value as could with the 
maximum value of 100 nA/µm [10]. 
 
II. MATERIALS AND METHODS 
 
A. Fabrication using TCAD Simulation Tools  
NMOS device was virtually designed with the ATHENA 
module. The sample was initiated by the production of a P-
well based wafer with the dose of boron ions for 3.75x1012. 
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The next step was to produce a thickness of 130 Å Shallow 
Trench Insulator (STI) consist of Boron Difluorite (BF2) that 
functioned as the threshold-adjustment implantation. The 
TiO2 was then deposited as the high-k material with 2 nm 
thickness followed by an etching process to produce a gate 
length of 22 nm. WSix which is the metal gate material in this 
research was produced to form metal gate structure [8].  
Then, the device was annealed at a temperature of 850 °C 
while Halo implantation was carried out to obtain optimum 
performance which indium is implanted with a dose of 
20.45x1012 ions / cm2 and 35° tilting angle and was varied to 
obtain the best target value. Spacer structure which located at 
source and drain regions is then formed. The source-drain 
implantation process with doses of arsenic and phosphorus ion 
took place. The following process has been the development 
of the Borophosphosilicate glass layer (BPSG). Then, the 
wafer was being annealed at 850 °C. The process of 
compensation implantation by phosphorus dose in order to 
improve electrical profile then took place.  
To complete the device structure, the metal gate contact is 
formed by the aluminum layer. At this stage, the simulation 
design of the 22 nm NMOS device is completed, as illustrated 
in Figure 1 and Figure 2 which shows the list of material and 
the doping profile of the device respectively. Finally, the 
transistor went through to the analysis process on the electrical 
characteristics using ATLAS simulation tools in term of Vth 














B. The L9 Taguchi Orthogonal Array Method 
The optimizations of the NMOS device can be successful 
implemented by changing control factor individual. The list of 
all control factors and noise factors with their levels that 
involved in the experiment are listed in Table 1 and Table 2 
respectively. The L9 Taguchi orthogonal array experimental 
layout can be referred to [11]. 
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III. RESULT AND DISCUSSION 
 
The control factors were optimized using Taguchi Method 
and best design will be predicted and verified. The results of 
Vth and Ileak obtained were analyzed in order to determine the 
optimum control factors for the device. 
 
C. Electrical Characteristics of NMOS Transistor 
The electrical characteristic of the designed NMOS 
transistor is shown in Figure 3 and Figure 4 respectively. 
Figure 3 shows the graph of Id versus Vd and Figure 4 shows 




Figure 3: Id versus Vd 
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Figure 4: Id versus Vg 
 
D. Vth and Ileak Analysis using Taguchi Method  
The L9 Taguchi method analysis for Vth and Ileak in this 
experiment consist of a total 36 simulation runs respectively. 
The completed simulation results for both Vth and Ileak are 
shown in Table 3 and Table 4 respectively.  
 
Table 3 
Vth Value for NMOS Device 
 
Exp.  Threshold Voltage (Volts) 
X1Y1 X1Y2 X2Y1 X2Y2 
1 0.27584 0.27452 0.27594 0.27462 
2 0.24246 0.24132 0.24249 0.24133 
3 0.30813 0.30713 0.30855 0.30756 
4 0.23408 0.23341 0.23409 0.23343 
5 0.28755 0.28620 0.28801 0.28666 
6 0.43549 0.43380 0.43568 0.43399 
7 0.33013 0.32890 0.33080 0.32958 
8 0.30311 0.30185 0.30320 0.30193 
9 0.40376 0.40229 0.40380 0.40233 
 
Table 4 
Ileak Values for NMOS Device 
 
Exp. 
Leakage Current (nA/µm) 
X1Y1 X1Y2 X2Y1 X2Y2 
1 3.74140 3.78127 3.73861 3.77841 
2 5.08231 5.13054 5.08083 5.12903 
3 2.72900 2.75393 2.71674 2.74158 
4 5.97259 6.03354 5.97091 6.03182 
5 3.27597 3.31484 3.26188 3.30061 
6 0.96864 0.97895 0.96759 0.97788 
7 2.21109 2.22659 2.20086 2.21631 
8 2.76319 2.79723 2.76131 2.7953 
9 1.24103 1.25096 1.24068 1.2506 
 
After completed the experiment, the next step was to 
analyze the control factors that give the most contribution on 
the device characteristics. One of the processes is to determine 
the SNR analysis of the experiment. As mention before, the 
Vth analysis in this experiment is referred to SNR (NTB) 
where the aim of the analysis is to discover the level of control 
factors that gives the final result value with closely or same to 
a target value. In this case, the target value for Vth is 0.289V. 
While for the Ileak analysis, the SNR of Smaller-the-Better 
(STB) is best uses where in the best device performance 
practice, the better device is the device with less Ileak and the 
best device is 100% performed with zero Ileak. But on a real 
device, it is impossible to achieve zero Ileak. Therefore, there is 
a limit value for the working device where the maximum 
acceptance of Ileak value is 100 nA/µm. 




where: NTB = the mean  
NTB = the variance.  
 
While the Ileak of the device is optimized using SNR (STB), 




where:   n = number of tests 
Yi = the experimental value of the Ileak.  
 
By applying the formula given in Equation (1) and Equation 
(2), the STB and NTB were calculated and given as in Table 
5. 
In the SNR analysis, the best performance of control factor 
combinations is indicating by the experiment that resulted 
with higher SNR value. Referring to Table 5, the SNR analysis 
for Vth value shows that row 3 and row 4 gives the highest 
SNR values of 53.87 dB and 55.71 dB respectively. While for 
Ileak, the highest SNR values of 180.24 dB and 178.09 dB were 
obtained for row 6 and row 9 respectively. These values 
indicate that the control factor combinations give the best 
insensitivity for the response characteristics. As a reminder, 
for the orthogonal experiment, the effect of each control factor 
on the SNR at each experiment can be separated out. The SNR 
for each level of the control factors is summarized in Table 6 
and Table 7, both for the Vth and the Ileak. 
 
E. Analysis of Variance (ANOVA) 
In the Analysis of Variance (ANOVA), the priority of the 
control factors with respect to the Vth and Ileak were examined 
to define the accuracy of the optimum combinations. It also 
can be used to investigate the percentage of contribution in the 
performance characteristics influenced by control factors. The 
result of ANOVA for SNR (NTB) and SNR (STB) can be 
obtained in Table 8. The percentage of factor effect on SNR 
indicates the priority of a control factor to minimize variation. 
The high percentage of a factor effect on both characteristics 
means it has the most influence on the stability of the device 
[5, 12]. 
Based on Table 8, it shows that for Factor A which is Halo 
implantation dose, the factor effect percentage for Ileak is 
higher (21.50%) than that obtained for the Vth (8.97%) 
analysis. While the Halo implantation tilting angle (Factor B) 
has the greatest effect on the Ileak with 55.52% compared to the 
Vth (32.75%) and can be considered as the dominant factor.  
Factor C (oxide growth annealing temperature) affects the Vth 
with a value of 17.41% more than the Ileak (10.15%). Last but 
not least, for the Factor D (metal gate annealing temperature), 
the control factor influenced more in Vth compare to Ileak. 
Therefore, referring to Table 6 and Table 7, the level values 
with the highest SNR are selected to be the best settings for 
the 22 nm NMOS device which is A3 B2 C2 D3. Their best 
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Threshold Voltage Leakage Current 
1 51.12 168.50 
2 51.27 165.84 
3 53.87 171.26 
4 55.71 164.43 
5 50.86 169.66 
6 52.92 180.24 
7 52.21 173.10 
8 52.31 171.12 
9 53.54 178.09 
 
Table 6 
SNR (NTB) for VTH 
 
Factor 
SNR NTB (Mean), dB 
Level 1 Level 2 Level 3 
A 52.09 53.17 52.69 
B 53.01 51.48 53.44 
C 52.12 53.51 52.31 
D 51.84 52.14 53.97 
 
Table 7 
SNR (STB) for ILEAK 
 
Factor 
SNR STB (Mean), dB 
Level 1 Level 2 Level 3 
A 168.53 171.44 174.10 
B 168.68 176.53 168.87 
C 173.28 169.45 171.34 
D 172.08 173.06 168.94 
 
Table 8 




Best Setting of the Control Factors 
 
Factor Level Best Value 
A 3 20.5x1012 
B 2 35 
C 2 810 
D 3 852 
 
Table 10 
Final Simulation with Added Noise 
 
Noise (°C) Vth (V) Ileak (nA/µm) 
(X1,Y1) 0.30266 2.77693 
(X1,Y2) 0.30140 2.81094 
(X2,Y1) 0.30271 2.77537 
(X2,Y2) 0.30144 2.80936 
 
These final control factors were then simulated with 
different parametric values of the noise factors to get the 
optimal result of Vth and Ileak as noted in Table 10. Finally, the 
control factor combination of A3 B2 C2 D3 X1 Y2 shows the 
best combination where the Vth value of 0.3014V resulted in 
the closest value to the ITRS prediction by 4.29% (ITRS 
range: ±12.7%), and in the same time Ileak resulted with almost 
97% away and lower from maximum value as predicted from 
ITRS. Well said, both these values are in line with the ITRS 
predictions. As a result, Taguchi Method is proven to be a 
capable method to predict the optimum solution in obtaining 
the optimal fabrication recipe for a 22 nm TiO2/WSix planar 




As a conclusion, the best fabrication control factor settings 
for a 22nm TiO2/WSix planar NMOS transistor using Taguchi 
method was successfully achieved. The Halo tilting angle has 
been identified to be the dominant factor in determining the 
value of both the Vth and the Ileak. The parametric combination 
of the process factors which include noise factors have 
resulted in the successful development of the nanoscale 
NMOS device with the combination of control factor A3 B2 C2 
D3 X1 Y2 was the best combination in order to achieve the best 
Vth which closest to the nominal value and minimum Ileak 
where these values comply with the specifications given in 
ITRS and these values also reported by another researcher [11, 
12]. 
Our future work involves developing the device using more 
fabrication’s process parameters. We will also optimize both 
the Vth and the turn-on/turn-off current for the 22nm gate 
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